1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
#[doc = "Register `DCTRL` reader"]
pub struct R(crate::R<DCTRL_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<DCTRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<DCTRL_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<DCTRL_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `DCTRL` writer"]
pub struct W(crate::W<DCTRL_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<DCTRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<DCTRL_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<DCTRL_SPEC>) -> Self {
W(writer)
}
}
#[doc = "SD I/O enable functions\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SDIOEN_A {
#[doc = "0: SDIO operations disabled"]
Disabled = 0,
#[doc = "1: SDIO operations enabled"]
Enabled = 1,
}
impl From<SDIOEN_A> for bool {
#[inline(always)]
fn from(variant: SDIOEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `SDIOEN` reader - SD I/O enable functions"]
pub type SDIOEN_R = crate::BitReader<SDIOEN_A>;
impl SDIOEN_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> SDIOEN_A {
match self.bits {
false => SDIOEN_A::Disabled,
true => SDIOEN_A::Enabled,
}
}
#[doc = "Checks if the value of the field is `Disabled`"]
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == SDIOEN_A::Disabled
}
#[doc = "Checks if the value of the field is `Enabled`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == SDIOEN_A::Enabled
}
}
#[doc = "Field `SDIOEN` writer - SD I/O enable functions"]
pub type SDIOEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, SDIOEN_A, O>;
impl<'a, const O: u8> SDIOEN_W<'a, O> {
#[doc = "SDIO operations disabled"]
#[inline(always)]
pub fn disabled(self) -> &'a mut W {
self.variant(SDIOEN_A::Disabled)
}
#[doc = "SDIO operations enabled"]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(SDIOEN_A::Enabled)
}
}
#[doc = "Read wait mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum RWMOD_A {
#[doc = "0: Read wait control stopping using SDIO_D2"]
D2 = 0,
#[doc = "1: Read wait control using SDIO_CK"]
Ck = 1,
}
impl From<RWMOD_A> for bool {
#[inline(always)]
fn from(variant: RWMOD_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `RWMOD` reader - Read wait mode"]
pub type RWMOD_R = crate::BitReader<RWMOD_A>;
impl RWMOD_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> RWMOD_A {
match self.bits {
false => RWMOD_A::D2,
true => RWMOD_A::Ck,
}
}
#[doc = "Checks if the value of the field is `D2`"]
#[inline(always)]
pub fn is_d2(&self) -> bool {
*self == RWMOD_A::D2
}
#[doc = "Checks if the value of the field is `Ck`"]
#[inline(always)]
pub fn is_ck(&self) -> bool {
*self == RWMOD_A::Ck
}
}
#[doc = "Field `RWMOD` writer - Read wait mode"]
pub type RWMOD_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, RWMOD_A, O>;
impl<'a, const O: u8> RWMOD_W<'a, O> {
#[doc = "Read wait control stopping using SDIO_D2"]
#[inline(always)]
pub fn d2(self) -> &'a mut W {
self.variant(RWMOD_A::D2)
}
#[doc = "Read wait control using SDIO_CK"]
#[inline(always)]
pub fn ck(self) -> &'a mut W {
self.variant(RWMOD_A::Ck)
}
}
#[doc = "Read wait stop\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum RWSTOP_A {
#[doc = "0: Read wait in progress if RWSTART is enabled"]
Disabled = 0,
#[doc = "1: Enable for read wait stop if RWSTART is enabled"]
Enabled = 1,
}
impl From<RWSTOP_A> for bool {
#[inline(always)]
fn from(variant: RWSTOP_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `RWSTOP` reader - Read wait stop"]
pub type RWSTOP_R = crate::BitReader<RWSTOP_A>;
impl RWSTOP_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> RWSTOP_A {
match self.bits {
false => RWSTOP_A::Disabled,
true => RWSTOP_A::Enabled,
}
}
#[doc = "Checks if the value of the field is `Disabled`"]
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == RWSTOP_A::Disabled
}
#[doc = "Checks if the value of the field is `Enabled`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == RWSTOP_A::Enabled
}
}
#[doc = "Field `RWSTOP` writer - Read wait stop"]
pub type RWSTOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, RWSTOP_A, O>;
impl<'a, const O: u8> RWSTOP_W<'a, O> {
#[doc = "Read wait in progress if RWSTART is enabled"]
#[inline(always)]
pub fn disabled(self) -> &'a mut W {
self.variant(RWSTOP_A::Disabled)
}
#[doc = "Enable for read wait stop if RWSTART is enabled"]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(RWSTOP_A::Enabled)
}
}
#[doc = "Read wait start\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum RWSTART_A {
#[doc = "0: Don't start read wait operation"]
Disabled = 0,
#[doc = "1: Read wait operation starts"]
Enabled = 1,
}
impl From<RWSTART_A> for bool {
#[inline(always)]
fn from(variant: RWSTART_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `RWSTART` reader - Read wait start"]
pub type RWSTART_R = crate::BitReader<RWSTART_A>;
impl RWSTART_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> RWSTART_A {
match self.bits {
false => RWSTART_A::Disabled,
true => RWSTART_A::Enabled,
}
}
#[doc = "Checks if the value of the field is `Disabled`"]
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == RWSTART_A::Disabled
}
#[doc = "Checks if the value of the field is `Enabled`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == RWSTART_A::Enabled
}
}
#[doc = "Field `RWSTART` writer - Read wait start"]
pub type RWSTART_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, RWSTART_A, O>;
impl<'a, const O: u8> RWSTART_W<'a, O> {
#[doc = "Don't start read wait operation"]
#[inline(always)]
pub fn disabled(self) -> &'a mut W {
self.variant(RWSTART_A::Disabled)
}
#[doc = "Read wait operation starts"]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(RWSTART_A::Enabled)
}
}
#[doc = "Field `DBLOCKSIZE` reader - Data block size"]
pub type DBLOCKSIZE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DBLOCKSIZE` writer - Data block size"]
pub type DBLOCKSIZE_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u32, DCTRL_SPEC, u8, u8, 4, O>;
#[doc = "DMA enable bit\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DMAEN_A {
#[doc = "0: Dma disabled"]
Disabled = 0,
#[doc = "1: Dma enabled"]
Enabled = 1,
}
impl From<DMAEN_A> for bool {
#[inline(always)]
fn from(variant: DMAEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `DMAEN` reader - DMA enable bit"]
pub type DMAEN_R = crate::BitReader<DMAEN_A>;
impl DMAEN_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> DMAEN_A {
match self.bits {
false => DMAEN_A::Disabled,
true => DMAEN_A::Enabled,
}
}
#[doc = "Checks if the value of the field is `Disabled`"]
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == DMAEN_A::Disabled
}
#[doc = "Checks if the value of the field is `Enabled`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == DMAEN_A::Enabled
}
}
#[doc = "Field `DMAEN` writer - DMA enable bit"]
pub type DMAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, DMAEN_A, O>;
impl<'a, const O: u8> DMAEN_W<'a, O> {
#[doc = "Dma disabled"]
#[inline(always)]
pub fn disabled(self) -> &'a mut W {
self.variant(DMAEN_A::Disabled)
}
#[doc = "Dma enabled"]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(DMAEN_A::Enabled)
}
}
#[doc = "Data transfer mode selection 1: Stream or SDIO multibyte data transfer.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DTMODE_A {
#[doc = "0: Bloack data transfer"]
BlockMode = 0,
#[doc = "1: Stream or SDIO multibyte data transfer"]
StreamMode = 1,
}
impl From<DTMODE_A> for bool {
#[inline(always)]
fn from(variant: DTMODE_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `DTMODE` reader - Data transfer mode selection 1: Stream or SDIO multibyte data transfer."]
pub type DTMODE_R = crate::BitReader<DTMODE_A>;
impl DTMODE_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> DTMODE_A {
match self.bits {
false => DTMODE_A::BlockMode,
true => DTMODE_A::StreamMode,
}
}
#[doc = "Checks if the value of the field is `BlockMode`"]
#[inline(always)]
pub fn is_block_mode(&self) -> bool {
*self == DTMODE_A::BlockMode
}
#[doc = "Checks if the value of the field is `StreamMode`"]
#[inline(always)]
pub fn is_stream_mode(&self) -> bool {
*self == DTMODE_A::StreamMode
}
}
#[doc = "Field `DTMODE` writer - Data transfer mode selection 1: Stream or SDIO multibyte data transfer."]
pub type DTMODE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, DTMODE_A, O>;
impl<'a, const O: u8> DTMODE_W<'a, O> {
#[doc = "Bloack data transfer"]
#[inline(always)]
pub fn block_mode(self) -> &'a mut W {
self.variant(DTMODE_A::BlockMode)
}
#[doc = "Stream or SDIO multibyte data transfer"]
#[inline(always)]
pub fn stream_mode(self) -> &'a mut W {
self.variant(DTMODE_A::StreamMode)
}
}
#[doc = "Data transfer direction selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DTDIR_A {
#[doc = "0: From controller to card"]
ControllerToCard = 0,
#[doc = "1: From card to controller"]
CardToController = 1,
}
impl From<DTDIR_A> for bool {
#[inline(always)]
fn from(variant: DTDIR_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `DTDIR` reader - Data transfer direction selection"]
pub type DTDIR_R = crate::BitReader<DTDIR_A>;
impl DTDIR_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> DTDIR_A {
match self.bits {
false => DTDIR_A::ControllerToCard,
true => DTDIR_A::CardToController,
}
}
#[doc = "Checks if the value of the field is `ControllerToCard`"]
#[inline(always)]
pub fn is_controller_to_card(&self) -> bool {
*self == DTDIR_A::ControllerToCard
}
#[doc = "Checks if the value of the field is `CardToController`"]
#[inline(always)]
pub fn is_card_to_controller(&self) -> bool {
*self == DTDIR_A::CardToController
}
}
#[doc = "Field `DTDIR` writer - Data transfer direction selection"]
pub type DTDIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, DTDIR_A, O>;
impl<'a, const O: u8> DTDIR_W<'a, O> {
#[doc = "From controller to card"]
#[inline(always)]
pub fn controller_to_card(self) -> &'a mut W {
self.variant(DTDIR_A::ControllerToCard)
}
#[doc = "From card to controller"]
#[inline(always)]
pub fn card_to_controller(self) -> &'a mut W {
self.variant(DTDIR_A::CardToController)
}
}
#[doc = "DTEN\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DTEN_A {
#[doc = "0: Disabled"]
Disabled = 0,
#[doc = "1: Start transfer"]
Enabled = 1,
}
impl From<DTEN_A> for bool {
#[inline(always)]
fn from(variant: DTEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `DTEN` reader - DTEN"]
pub type DTEN_R = crate::BitReader<DTEN_A>;
impl DTEN_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> DTEN_A {
match self.bits {
false => DTEN_A::Disabled,
true => DTEN_A::Enabled,
}
}
#[doc = "Checks if the value of the field is `Disabled`"]
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == DTEN_A::Disabled
}
#[doc = "Checks if the value of the field is `Enabled`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == DTEN_A::Enabled
}
}
#[doc = "Field `DTEN` writer - DTEN"]
pub type DTEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DCTRL_SPEC, DTEN_A, O>;
impl<'a, const O: u8> DTEN_W<'a, O> {
#[doc = "Disabled"]
#[inline(always)]
pub fn disabled(self) -> &'a mut W {
self.variant(DTEN_A::Disabled)
}
#[doc = "Start transfer"]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(DTEN_A::Enabled)
}
}
impl R {
#[doc = "Bit 11 - SD I/O enable functions"]
#[inline(always)]
pub fn sdioen(&self) -> SDIOEN_R {
SDIOEN_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 10 - Read wait mode"]
#[inline(always)]
pub fn rwmod(&self) -> RWMOD_R {
RWMOD_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 9 - Read wait stop"]
#[inline(always)]
pub fn rwstop(&self) -> RWSTOP_R {
RWSTOP_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 8 - Read wait start"]
#[inline(always)]
pub fn rwstart(&self) -> RWSTART_R {
RWSTART_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bits 4:7 - Data block size"]
#[inline(always)]
pub fn dblocksize(&self) -> DBLOCKSIZE_R {
DBLOCKSIZE_R::new(((self.bits >> 4) & 0x0f) as u8)
}
#[doc = "Bit 3 - DMA enable bit"]
#[inline(always)]
pub fn dmaen(&self) -> DMAEN_R {
DMAEN_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 2 - Data transfer mode selection 1: Stream or SDIO multibyte data transfer."]
#[inline(always)]
pub fn dtmode(&self) -> DTMODE_R {
DTMODE_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 1 - Data transfer direction selection"]
#[inline(always)]
pub fn dtdir(&self) -> DTDIR_R {
DTDIR_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 0 - DTEN"]
#[inline(always)]
pub fn dten(&self) -> DTEN_R {
DTEN_R::new((self.bits & 1) != 0)
}
}
impl W {
#[doc = "Bit 11 - SD I/O enable functions"]
#[inline(always)]
pub fn sdioen(&mut self) -> SDIOEN_W<11> {
SDIOEN_W::new(self)
}
#[doc = "Bit 10 - Read wait mode"]
#[inline(always)]
pub fn rwmod(&mut self) -> RWMOD_W<10> {
RWMOD_W::new(self)
}
#[doc = "Bit 9 - Read wait stop"]
#[inline(always)]
pub fn rwstop(&mut self) -> RWSTOP_W<9> {
RWSTOP_W::new(self)
}
#[doc = "Bit 8 - Read wait start"]
#[inline(always)]
pub fn rwstart(&mut self) -> RWSTART_W<8> {
RWSTART_W::new(self)
}
#[doc = "Bits 4:7 - Data block size"]
#[inline(always)]
pub fn dblocksize(&mut self) -> DBLOCKSIZE_W<4> {
DBLOCKSIZE_W::new(self)
}
#[doc = "Bit 3 - DMA enable bit"]
#[inline(always)]
pub fn dmaen(&mut self) -> DMAEN_W<3> {
DMAEN_W::new(self)
}
#[doc = "Bit 2 - Data transfer mode selection 1: Stream or SDIO multibyte data transfer."]
#[inline(always)]
pub fn dtmode(&mut self) -> DTMODE_W<2> {
DTMODE_W::new(self)
}
#[doc = "Bit 1 - Data transfer direction selection"]
#[inline(always)]
pub fn dtdir(&mut self) -> DTDIR_W<1> {
DTDIR_W::new(self)
}
#[doc = "Bit 0 - DTEN"]
#[inline(always)]
pub fn dten(&mut self) -> DTEN_W<0> {
DTEN_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "data control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dctrl](index.html) module"]
pub struct DCTRL_SPEC;
impl crate::RegisterSpec for DCTRL_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [dctrl::R](R) reader structure"]
impl crate::Readable for DCTRL_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dctrl::W](W) writer structure"]
impl crate::Writable for DCTRL_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets DCTRL to value 0"]
impl crate::Resettable for DCTRL_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}